Abstract The paper defines and characterizes the delay-insensitivity, the hazard-freedom, the semi-modularity and the technical condition of good running of the discrete time asynchronous automata.
Introduction
The asynchronous automata are the models of the asynchronous circuits. A safety property of such automata states that some bad thing never happens, by 'bad thing' being understood loosing all the information on the behavior of the circuits due to their nondeterminism. This property is also considered to be of determinism, since it means the disappearance, in a certain sense, of the uncertainties that characterize the asynchronous citcuits.
The safety properties that we shall refer to in this paper are: -delay-insensitivity and the technical condition of good running: the existence of certain transitions does not depend on the values of the delays of the circuits that are unknown -hazard-freedom: delay-insensitivity + the request of monotonous transitions: non monotonous transitions create unpredictable behavior of the circuits -speed-independence: hazard-freedom under the unbounded gate delay model. Some authors ask imprecisely that the delays after forks be less than the gate delays. Other authors make in this definition the request (of delay-insensitivity) that a unique final class exists, given by the equivalence: two states are equivalent if they are reachable from each other. In the present paper, speed-independence coincides with hazard-freedom -semi-modularity: if two coordinates are enabled and one switches, the other one is not disabled; this property may be loosened to weak semi-modularity, where for any trajectory (called path here) and any state of the trajectory, the generator function eventually computes coordinatewise the next state.
Most of these notions are well known from the literature, where they are presented informally. Our purpose is to state them by making use of a formalism for the asynchronous automata suggested by a series of papers that Anatoly Chebotarev has published in the 70's and the 80's. Some differences of taxonomy exist relative to these papers.
The assumptions made on the delays of the asynchronous circuits are the following: Assumption 1. The delays are concentrated in gates and wires. The wires can be explicitly introduced in the description of the circuits as identity elements.
Assumption 2. The delays are unbounded.
No lower or upper bounds for the delays are indicated, the only request of this nature is that they be positive. This is a mathematical simplification. Assumption 3. The delays are not constant. They are functions varying with temperature, sense of the switch (low-high, respectively high-low), technology and time.
Assumption 4. The delays are unknown.
In fact during the run of the automaton, as a consequence of assumptions 2,…,4 any delay may be considered to be a sequence of arbitrary positive numbers.
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Notation
is the set of the states that are reachable from w .
is the set of the states from which w is reachable.
2.17
Remark The transfers that g makes are called in the literature non-deterministic, meaning vaguely that, in general, there exist several w w ≠ ' with ' w w m . In the deterministic situation when a unique such ' w exists, w and ' ) ( w w g = differ on exactly one coordinate.
On the other hand if
, then the trivial transition w w → is considered to be deterministic. ... ...
Remark
is a path with the origin in } w
22 Remark In this formalism, the autonomous asynchronous automata -the taxonomy in [1] , [2] , [3] is that of asynchronous circuits without inputs -are identified with their generator function g , N is the time set and the role of w is that of initial state. The path l with the origin in w represents the successive values that the state of the automaton takes in discrete time. The condition 2.19 c) means that no coordinate can be excited (without switching) forever.
Example
is the constant function g equal to w ,
On the other hand, ) ( w L is described by the fact that the paths l~ are coordinatewise monotonous and the next inclusion
exists (see Remark 2.5) and it equals w . In the special case when w w= , l~ is constant.
Proposition The next statements are equivalent
so that ... 
Proof From Remark 2.21 a) and Corollary 2.26.
2.28
Remark The safety properties from the next sections have also the meaning of giving other points of view on determinism, see Remark 2.17.
Delay-Insensitivity
is a property that depends on ' w , we use the notation "
for the existence of a unique ' w so that ) ' (w A .
Theorem
The next statements are equivalent: 3.4 Remark (The classification of the situations of delay-sensitivity) g is delay-sensitive in w iff one of the following is true: 
is coordinatewise monotonous'.
Definition If one of the equivalent conditions 4.1 a), b), c) is fulfilled, g is called hazardfree in w . We use to say that g transfers w in w in a hazard-free manner and the transition w w→ is called hazard-free.
If g is not hazard-free in w , we say that it is hazardous in w .
Remark
Hazard-freedom is obviously stronger than delay-insensitivity, because it asks that the delay-insensitive transition w w→ be coordinatewise monotonous.
4.4
Remark (The classification of the hazards) g is hazardous in w iff at least one of the next statements is true: a) ,... , , }, ,..., 1 { ), (
Remark
We have from Remark 4.4 the possibility that g be delay-insensitive and hazardous in w : a) is true with all ) (w l L ∈ convergent to a same limit w and b) is false. This is the situation from Example 3.9. 
Definition If g is delay-insensitive in w :
w is the unique state with this property. 
Remark Any of the next equivalent conditions a)
w w g w w w) ' ( ), ( ' , = ∈ ∀ ∃ M b) ) ( ) ( , w w w L L ⊂ ∃ implies
Semi-Modularity

Proposition
The next statements are equivalent: 
Remark
The taxonomy of semi-modularity is related to lattice theory. It states that an excited coordinate remains excited at least until it switches. It also states that if two coordinates are enabled and one switches, the other one is not disabled.
5.4
Example g is semi-modular in ) 0 , 0 ( :
5.6 Remark The weak semi-modularity of g in w means that for any path with the origin in w , any coordinate i and any state g w k , eventually computes ) ( k i w g .
Proposition
If g is semi-modular in w , then it is also weakly semi-modular in w .
, then the proposition is proved with k k = ' so that we shall suppose in the rest of the proof that ) (
Step 1 a)
; then the proposition is proved with 1 '
; then the semi-modularity of g in w shows that 1 1 ) ( ) (
w w w g w g and we go to
Step 2 a)
; then the proposition is proved with 2 '
; then the semi-modularity of g in w shows that 
If g is hazard-free in w , then it is weakly semi-modular in w . Proof We suppose against all reason that g is hazard-free in w and it is not weakly semimodular in w and let 0 }, ,..., 
We are in one of the next exclusive situations:
, the numbers ,... , , ...
... ... 
